## **Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings of claims in the application:

## **Listing of Claims:**

1 - 34. (canceled)

1	35. (new) A binary translation system, comprising:
2	a non-optimizing foreign code execution module configured to maintain dedicated
3	foreign state for each foreign binary operation executed allowing for the exceptions arisen to be
4	handled precisely; and
5	an optimizing binary translator configured to translate foreign binary operations
6	into optimized sequences of host operations in such a way as to improve the speed of execution
7	of the sequences; and
8	a host CPU configured to execute the host operations; and
9	a documentation generator configured to generate documentation for optimized
10	sequences of host operations, wherein the documentation describes operations required to
11	calculate a corresponding foreign state for the appointed points;
12	a documentation tracker configured to track an executable path of optimized
13	sequences of host operations and record host operation addresses at appointed points of the host
14	operation sequences being executed; and
15	a recovery mechanism configured to use the documentation to continue foreign
16	codes execution based on information in the documentation in case of the exception arisen
17	during the execution of the corresponding optimized host codes.
1	36. (new) The binary translation system of claim 35, wherein the sequence of
2	host operations consumes input values from the dedicated foreign state and puts output results
3	into the said foreign state

Appl. No. 09/838,552 Amdt. dated November 29, 2004 Reply to Office Action of July 29, 2004

37. (new) The binary translation system of claim 36, wherein the dedicated 1 foreign state is not changed in case of exception arisen during execution of the host operations 2 3 sequence. 1 38. (new) The binary translation system of claim 37, wherein a foreign exception handler is executed in response to the exception occurring during execution of the host 2 3 operations sequence, the foreign exception handler configured to take input values from the 4 unchanged dedicated foreign state. 39. (new) The binary translation system of claim 35, wherein the optimizing 1 translator is configured to combine all host operations sequences corresponding to a number of 2 3 foreign binary operations into one executable unit. 1 40. (new) The binary translation system of claim 39, wherein the optimizing 2 translator removes intermediate outputs from the dedicated foreign state for each sequence of host operations and saves information about the intermediate outputs in the documentation. 3 1 41. (new) The binary translation system of claim 40, wherein the documentation 2 describes a virtual foreign state between each sequence of host operations. 42. (new) The binary translation system of claim 41, wherein the optimizing 1 2 translator preserves values from each virtual state in temporary registers without re-using them 3 until next virtual foreign state is passed. 43. (new) The binary translation system of claim 42, wherein every memory 1 2 write operation changes unconditionally the dedicated foreign state and is considered as a 3. possible recovery point in case of exception.

1	44. (new) The binary translation system of claim 43, wherein the recovery point
2	corresponds to one of the virtual foreign states as described in the documentation.

- 45. (new) The binary translation system of claim 44, wherein the documentation is a host to foreign registers computation rules table or host binary code used to recompute the foreign state.
- 46. (new) The binary translation system of claim 35, wherein the host CPU is configured to execute host operations and produces exceptions as if it were a foreign CPU.
- 47. (new) The binary translation system of claim 35, wherein documentation tracker is a special host operation, a recovery point register and an apparatus for saving instruction address in the recovery point register in response to executing the recovery point operation.
- 48. (new) The binary translation system of claim 35, wherein the recovery mechanism is a host program configured to recompute a correct dedicated foreign state according to the documentation in the case of an exception generated.
- 49. (new) A method of recomputing a dedicated foreign state in a binary translation system from documentation generated by an optimizing translator in a case of an exception arising during execution of optimized binary translated code translated from a foreign code, the method comprising:

designating a set of recovery points in the optimized binary translated code during optimized translation of the foreign code, wherein each recovery point represents a foreign state; generating a set of documentations during the optimized translation of the foreign code, wherein each documentation in the set of documentations corresponds to a recovery point in the optimized binary translated code and describes operations required to calculate a

10 corresponding foreign state for the recovery point; and

Appl. No. 09/838,552 Amdt. dated November 29, 2004 Reply to Office Action of July 29, 2004

2

host register.

11	using one of the documentations in the set of documentations corresponding
12	executed optimized binary translated code when an exception arises during its execution to
13	recover a foreign state corresponding to a recovery point for the exception.
1.	50. (new) The method of claim 49, wherein the documentation describes a
2	virtual foreign state and is discovered by using a recovery point register.
1	51. (new) The method of claim 50, wherein the optimizing translator sets
2	recovery point operations in the host code in such a way that there is no unconditional changes in
3	the dedicated foreign state between adjacent recovery points.
1	52. (new) The method of claim 51, further comprising:
2	detecting an exception in the optimized binary translated code;
3	reading the recovery point register;
4	finding the appropriate documentation in the set of documentations corresponding
5	to contents of the recovery point register;
6	recomputing a foreign state according to the documentation;
7	switching execution of the foreign code to non-optimizing execution;
8	executing each foreign code operation in sequence;
9	updating a dedicated foreign state at the end of each foreign code operation;
10	detecting an exception during the course of non-optimizing execution; and
11	transferring contents of the dedicated foreign state to the foreign exception
12	handler.
1	53. (new) An apparatus for a host microprocessor, the apparatus comprising:
2	a recovery point register; and
3.	means for saving a host instruction address into the recovery point register.
1	54. (new) The apparatus of claim 53, wherein the recovery register is a dedicated

1	55. (new) The apparatus of claim 53, wherein the means for saving a host
2	instruction address into the recovery point register comprises a dedicated host microprocessor
3	instruction.

1 56. (new) The apparatus of claim 53, wherein the host instruction is stored in the 2 host microprocessor memory together with a set of tag valuesthat are associated with the host 3 microprocessor instruction, wherein the means for saving a host instruction address into the 4 recovery point register comprises a specific tag value associated with the host microprocessor 5 instruction being executed.